



产品规格书

Product Specification Sheet

TOP-CFP2-100G-LR4

100G-BASE-LR4 10km CFP2 Optical Transceiver



Email: asale@topsf.com   



Features

- Hot Pluggable CFP2 MSA package
- IEEE 802.3ba 100GBASE-LR4 compliant
- CFP-MSA-CFP2-HW-Specification compliant
- Up to 10km for G.652 SMF
- Receiver: 4 x 25Gb/s PIN ROSA
- Transmitter: 4 x 25Gb/s WDM TOSA (1295.56,1300.05,1304.58,1309.14nm)
- 4 x 28G Electrical Serial Interface (CEI-28G-VSR)
- MDIO management interface with Digital Diagnostic
 - +3.3V power supply
- Power consumption less than 9W
- Compact size: 107.5 x 41.5 x 12.4 mm
- Operating case temperature: 0 to +70 °C
- Duplex LC Receptacle
- ROHS-6 compliant

Applications

- 100GE Routers and Switches
- 100G DWDM/OTN
- 100G Network Security And Monitoring

Description

Topstar's CFP2 transceivers are designed for use in 100 Gigabit Ethernet links over 10km single module fiber, and it compliant to the CFP MSA CFP2 HW Specification and IEEE 802.3ba 100GBASE-LR4. Digital diagnostics are available via MDIO as specified in the CFP MSA Management Interface Specification.

The transceiver's designs are optimized for high performance and cost efficiency to provide customers the best solutions for Datacom and Telecom applications.

The transceiver is RoHS-6 compliant and lead-free per Directive 2002/95/EC.



100Gb/s CFP2 electrical parameters

Absolute Maximum Ratings

The limit of the maximum value is shown as below Table 1. (If operating out the limit of the maximum value will cause permanent damage).

Table 1 100Gb/s CFP2 module limit the maximum value

Parameter	Symbol	Conditions	Min.	Max	Unit
Storage temperature (case)	T _{stg}	—	-40	+85	°C
Relative humidity	RH	0	—	85	%
Damage Threshold for Receiver	P _{max}	—	—	+10.0	dBm
Power Supply	V _{cc} 3.3V	—	-0.3	+3.6	V
	V _{cc} 5.0V	—	—	—	V
Input 3.3V LVCMOS signal level	V _i	—	-0.3	V _{cc} +0.3	V
Input 1.2V LVCMOS signal level	V _i		-0.3	1.6	V
ESD Sensitivity on module and all host pins	HBM	Human Body model R=1.5K, C=100pF	—	2000	V

Recommended operating conditions

The recommended working conditions are shown as below Table 2.

Table 2 100Gb/s CFP2 recommended working conditions

Parameter	Symbol	Min.	Typ.	Max.	Unit
Operating Case Temperature	T _c	0	—	+70	°C
Supply voltage	V _{cc} 3.3V	+3.14	+3.3	+3.47	V
Supply Current	I _{cc} 3.3V	—	—	2.56	A
Power dissipation	P	—	—	9	W
Low Power dissipation	P _{Low}			2	W
In-rush Current	I _{-inrush}			200	mA/us
Turn-off rush Current	I _{-turnoff}	-200			mA/us
Link Distance	L	2M	—	10km	G.652 SMF

100Gb/s CFP2 Specifications

Optical Specifications

Table 3 100Gb/s CFP2 Optical Specifications (100GBase-LR4)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Transmitter						



Channel data rate				25.7812		Gbps
Aggregate data rate				103.125		Gbps

Data rate variation			-100		+100	ppm
Lane Center Wavelength	λ_{CT0}		1294.53	1295.56	1296.59	nm
	λ_{CT1}		1299.02	1300.05	1301.09	nm
	λ_{CT2}		1303.54	1304.58	1305.63	nm
	λ_{CT3}		1308.09	1309.14	1310.19	nm
Total Average Launch Power	P_{out}		—	—	10.5	dBm
Average Launch Power per Lane	P_{each}		-4.3	—	4.5	dBm
Optical Modulation Amplitude per Lane	OMA		-1.3	—	4.5	dBm
Difference in Launch power between any two lanes(OMA)			—	—	5.0	dB
Launch power in OMA minus TDP, per lane	P_{omatdp}		-2.3	—	—	dBm
Average Launch Power of TX_DIS Transmitter per lane	P_{off}	TX_DIS=H	—	—	-30	dBm
Extinction Ratio	E_R		4	5.5	—	dB
SMSR	SMSR		30	—	—	dB
Dispersion Penalty	DP	10km SMF	—	—	2.2	dB
Relative Intensity Noise	RIN	Mod off	—	—	-130	dB/Hz
Optical Return Loss Tolerance	T_{RL}		—	—	20	dB
Transmitter reflectance	T_{ef}		—	—	-12	dB
Optical Eye Mask {X1, X2, X3, Y1, Y2, Y3} ¹	EM		{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}			

Receiver

Channel data rate				25.7812		Gbps
Data rate variation			-100		+100	ppm
Lane Center Wavelength	λ_{CR0}		1294.53	1295.56	1296.59	nm
	λ_{CR1}		1299.02	1300.05	1301.09	nm
	λ_{CR2}		1303.54	1304.58	1305.63	nm
	λ_{CR3}		1308.09	1309.14	1310.19	nm
Damage threshold	P_{DT}		—	5.5	—	dBm
Average receiver power per lane	R_{pow}		-10.6	—	4.5	dBm
Receive power OMA per lane	R_{ovl}		—	—	4.5	dBm
Difference in receive power between any two lanes(OMA)			—	—	5.5	dB
Receiver Sensitivity(OMA) per lane	P_{sen}		—	—	-8.6	dBm



Stressed Receiver Sensitivity per Lane	Psen_str		—	—	-6.8	dBm
Receiver Reflectance	Ref		—	—	-26	dB
Conditions of stressed receiver sensitivity test						

Vertical eye closure penalty per Lane			—	—	1.8	dB
Stressed eye jitter per Lane			—	—	0.3	UI
Rx-Lane LOS Assert			—	-18	—	dBm
Rx-Lane LOS Deassert			—	-15	—	dBm
Rx-Lane LOS Hysteresis			0.5	—	—	dB

Note1. Please refer to Figure 1




Figure 1. Transmission eye mask definition

Table 4 100Gb/s CFP2 Optical Specifications (OTU4)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Transmitter						
Channel data rate				27.9525		Gbps
Aggregate data rate				111.809		Gbps
Data rate variation			-20		+20	ppm
Lane Center Wavelength	λ_{CT0}		1294.53	1295.56	1296.59	nm
	λ_{CT1}		1299.02	1300.05	1301.09	nm
	λ_{CT2}		1303.54	1304.58	1305.63	nm
	λ_{CT3}		1308.09	1309.14	1310.19	nm
Total Average Launch Power	Pout		—	—	8.9	dBm
Average Launch Power per Lane	Peach		-2.5	—	2.9	dBm



Optical Modulation Amplitude per Lane	OMA		-1.2	—	4.5	dBm
Difference in Launch power between any two lanes(OMA)			—	—	5.0	dB
Average Launch Power of TX_DIS Transmitter per lane	P _{off}	TX_DIS=H	—	—	-30	dBm
Extinction Ratio	E _R		7	—	—	dB

SMSR	SMSR		30			dB
Relative Intensity Noise	RIN	Mod off	—	—	-130	dB/Hz
Optical Return Loss Tolerance	T _{RL}		—	—	20	dB
Transmitter reflectance	T _{ef}		—	—	-12	dB
Optical Eye Mask {X1, X2, X3, Y1, Y2, Y3} ¹	EM		{0.25, 0.4, 0.45, 0.25, 0.28, 0.4}			
Receiver						
Channel data rate				27.9525		Gbps
Data rate variation			-20		+20	ppm
Lane Center Wavelength	λ _{CR0}		1294.53	1295.56	1296.59	nm
	λ _{CR1}		1299.02	1300.05	1301.09	nm
	λ _{CR2}		1303.54	1304.58	1305.63	nm
	λ _{CR3}		1308.09	1309.14	1310.19	nm
Damage threshold	P _{DT}		—	5.5	—	dBm
Average receiver power per lane	R _{pow}		—	—	4.5	dBm
Receiver power OMA per lane	R _{ovl}		—	—	4.5	dBm
Difference in receive power between any two lanes(OMA)			—	—	5.5	dB
Optical path penalty					1.5	dB
Receiver Sensitivity per lane ²	P _{sen}		—	—	-10.3	dBm
Receiver Sensitivity(OMA) per lane ²	P _{sen_OMA}				-9.1	dBm
Receiver Reflectance	Ref		—	—	-26	dB
Rx-Lane LOS Assert			—	-18	—	dBm
Rx-Lane LOS Deassert			—	-15	—	dBm
Rx-Lane LOS Hysteresis			0.5	—	—	dB

Note1. Please refer to Figure 1

Note2. OTU-4 Rate without FEC, BER < 10⁻¹², ER > 7dB

Electrical specifications

1.1 High Speed I/O interface

Table 5 100Gb/s CFP2 Electrical High Speed I/O Interface Specifications

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Transmitter (CEI-28G-VSR input interface)						



Signal Rate Per Lane		100GE		25.7812		Gb/s
Signal Rate Per Lane		OTU4		27.9525		Gb/s
Signal Rate Tolerance		100GE	-100		100	ppm
Signal Rate Tolerance		OTU4	-20		20	ppm
Input Differential Voltage	Vdiff	Emphasis off	Note1		1200	mVppd
Differential Input Resistance	Rdin		85	100	115	Ω

Input Impedance Mismatch	Rm				5	%
Sinusoidal Jitter, Maximum					5	U1pp
Sinusoidal Jitter, High Frequency					0.05	U1pp
Receiver (CEI-28G-VSR output interface)						
Signal Rate Per Lane		100GE		25.7812		Gb/s
Signal Rate Per Lane		OTU4		27.9525		Gb/s
Signal Rate Tolerance		100GE	-100		100	ppm
Signal Rate Tolerance		OTU4	-20		20	ppm
Output Differential Voltage	Vdiff	Equalization off	600	750	900	mVppd
Differential Resistance	Rdo		85	100	115	Ω
Differential Termination Resistance Mismatch	Rdm				5	%
Output Rise and Fall Time	T_tr, T_tf	20% to 80%			15	ps
Common Mode Noise(RMS)	Ncm				12	mV
Uncorrelated Unbounded Gaussian Jitter				0.1	0.15	U1pp
Uncorrelated Bounded High Probability Jitter				0.18	0.28	U1pp
Total Jitter	Tj			0.28	0.43	U1pp

Note1. Meets CEI-28G-VSR compliance requirements

1.2 Low Speed I/O interface

Table 6 100Gb/s CFP2 3.3V LVCMOS Electrical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Supply Voltage	Vcc		3.2	3.3	3.4	V
Input High Voltage	V _{IH}		2		Vcc+0.3	V
Input Low Voltage	V _{IL}		-0.3		0.8	V
Input Leakage Current	I _{IN}		-10		+10	mA
Output High Voltage (I _{OH} = -100uA)	V _{OH}		Vcc-0.2		Vcc+0.3	V



Output Low Voltage ($I_{OL} = 100\mu A$)	V_{OL}		-0.3		0.2	V
Minimum Pulse Width of Control Pin Signal	t_{CNTL}		100			us

Note. (MOD_RSTn, MOD_LOPWR, TX_DIS, PRG_CNTL, MOD_ABS, RX_LOS, GLB_ALRMn, PRG_ALARM) are LVCMOS I/O interfaces.

Table 7 100Gb/s CFP2 1.2V LVCMOS Electrical Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Input High Voltage	V_{IH}		0.84		1.5	V
Input Low Voltage	V_{IL}		-0.3		0.36	V
Input Leakage Current	I_{IN}		-100		+100	uA
Output High Voltage	V_{OH}		1.0		1.5	V
Output Low Voltage	V_{OL}		-0.3		0.2	V
Output High Current	I_{OH}				-4	mA
Output Low Current	I_{OL}		+4			mA
Input capacitance	C_i				10	pF

Note. (MDIO, MDC, PRTADR2:0) are 1.2V LVCMOS I/O interfaces

Table 8 100Gb/s CFP2 Timing Parameters for CFP2 Hardware Signal Pins

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Hardware MOD_LOPWR assert	$t_{MOD_LOPWR_assert}$				1	ms
Hardware MOD_LOPWR deassert	$t_{MOD_LOPWR_deassert}$				10	s
Receiver Loss of Signal Assert Time	t_{loss_assert}				100	us ¹
Receiver Loss of Signal De-Assert Time	$t_{loss_deassert}$				100	us ¹
Global Alarm Assert Delay Time	GLB_ALRMn_assert				150	ms
Global Alarm De-Assert Delay Time	$GLB_ALRMn_deassert$				150	ms
Management Interface Clock Period	t_{prd}		250			ns
Host MDIO t_{setup}	t_{setup}		10			ns
Host MDIO t_{hold}	t_{hold}		10			ns
CFP2 MDIO t_{delay}	t_{delay}		0		175	ns
Initialization time from Reset	$t_{initialize}$				2.5	s
Transmitter Disabled (TX_DIS asserted)	$t_{deassert}$				100	us
Transmitter Enabled (TX_DIS de-asserted)	t_{assert}				2	ms

Note1. Maximum value designed to support telecom applications

Table 9 100Gb/s CFP2 MDIO and MDC Timing Characteristics



Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Management Interface Clock Frequency	F_MDC		0.1		4	MHz
Management Interface Clock Period	t_prd		250		10000	ns
Host MDIO t_setup	t_setup		10			ns

Host MDIO t_hold	t_hold		10			ns
CFP2 MDIO t_delay ¹	t_delay		0		175	ns
MDC high and low time	twidth		40		60	%
			160			ns
MDIO/MDC termination in CFP2	Zt		100			kOhm

Note1. Delay from MDC rising edge to MDIO data change




Figure 2. 100Gb/s CFP2 MDIO & MDC Timing Diagram

1.3 Clock interface(Optional)

Table 10 100Gb/s CFP2 Reference Clock Characteristics

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Impedance	Zd		80	100	120	ohm
Frequency			1/40 of host lane rate			
Frequency Stability	Xf		-100		+100	ppm ¹
			-20		+20	ppm ²
Input Differential Voltage	Vdiff		400		1200	mV ³
RMS Jitter	σ				10	ps ⁴
Clock Duty Cycle			40		60	%
Clock Rise/Fall Time 10/90%	Tr/f		200		1250	ps ⁵



- Note1. For Ethernet applications
- Note2. For Telecom applications
- Note3. Peak to Peak Differential
- Note4. Random Jitter. Over frequency band of $10\text{kHz} < f < 10\text{MHz}$
- Note5. 1/40 of electrical lane

100Gb/s CFP2 Function Diagram

Internal reference structure

The internal structure of 100Gb/s CFP2 shown as Figure 3.




Figure 3. 10km 100Gb/s CFP2 internal structure

Recommended Interface Circuit




Figure 4. Recommended High Speed I/O for Data and Clocks




Figure 5. Recommended MDIO Interface Termination

Pin layout




Figure 6. CFP2 Connector Pin Map Orientation




Figure 7. CFP2 Pin Map Connector



Bottom (N×25G)		Top (4×25G)		Top (8×25G)	
1	GND	104	GND		GND
2	(TX_MCLKn)	103	N.C.		TX7n
3	(TX_MCLKp)	102	N.C.		TX7p
4	GND	101	GND		GND
5	N.C.	100	TX3n		TX6n
6	N.C.	99	TX3p		TX6p
7	3.3V_GND	98	GND		GND
8	3.3V_GND	97	TX2n		TX5n
9	3.3V	96	TX2p		TX5p
10	3.3V	95	GND		GND
11	3.3V	94	N.C.		TX4n
12	3.3V	93	N.C.		TX4p
13	3.3V_GND	92	GND		GND
14	3.3V_GND	91	N.C.		TX3n
15	VND IO A	90	N.C.		TX3p
16	VND IO B	89	GND		GND
17	PRG_CNTRL1	88	TX1n		TX2n
18	PRG_CNTRL2	87	TX1p		TX2p
19	PRG_CNTRL3	86	GND		GND
20	PRG_ALARM1	85	TX0n		TX1n
21	PRG_ALARM2	84	TX0p		TX1p
22	PRG_ALARM3	83	GND		GND
23	GND	82	N.C.		TX0n
24	TX_Dis	81	N.C.		TX0p
25	RX_LOS	80	GND		GND
26	MOD_LOPWR	79	(REFCLKn)	(REFCLKn)	(Optional)
27	MOD_ABS	78	(REFCLKp)	(REFCLKp)	
28	MOD_RSTn	77	GND		GND
29	GLB_ALRMn	76	N.C.		RX7n
30	GND	75	N.C.		RX7p
31	MDC	74	GND		GND
32	MDIO	73	RX3n		RX6n
33	PRTADR0	72	RX3p		RX6p
34	PRTADR1	71	GND		GND
35	PRTADR2	70	RX2n		RX5n
36	VND IO C	69	RX2p		RX5p
37	VND IO D	68	GND		GND
38	VND IO E	67	N.C.		RX4n
39	3.3V_GND	66	N.C.		RX4p
40	3.3V_GND	65	GND		GND
41	3.3V	64	N.C.		RX3n
42	3.3V	63	N.C.		RX3p
43	3.3V	62	GND		GND
44	3.3V	61	RX1n		RX2n
45	3.3V_GND	60	RX1p		RX2p
46	3.3V_GND	59	GND		GND
47	N.C.	58	RX0n		RX1n
48	N.C.	57	RX0p		RX1p
49	GND	56	GND		GND
50	(RX_MCLKn)	55	N.C.		RX0n
51	(RX_MCLKp)	54	N.C.		RX0p
52	GND	53	GND		GND

Figure 8. CFP2 Module Pin Map

Note1: Pin 15,16,36,37,38, are internally used and NOT allowed to connect any signal and power supply or GND

Note2: Pin 2,3,50,51 are disabled unless MCLK output is enabled via MDIO

Pin definition

Table 11 100Gb/s CFP2 Pin Definition(Bottom row)

PIN	Name	I/O	Logic	Description
1	GND			
2	(TX_MCLKn)	O	CML	Not Support
3	(TX_MCLKp)	O	CML	Not Support
4	GND			
5	N.C			No Connect



6	N.C			No Connect
7	3.3V_GND			3.3V Module Supply Voltage Return Ground, can be separate or tied together with Signal Ground
8	3.3V_GND			

9	3.3V			3.3V Module Supply Voltage
10	3.3V			3.3V Module Supply Voltage
11	3.3V			3.3V Module Supply Voltage
12	3.3V			3.3V Module Supply Voltage
13	3.3V_GND			
14	3.3V_GND			
15	VND_IO_A	I/O		Module Vendor I/O. Must No Connect at host board
16	VND_IO_B	I/O		Module Vendor I/O. Must No Connect at host board
17	PRG_CNTL1	I	LVC MOS w/ PUR	Programmable Control 1 set over MDIO, MSA Default: TRXIC_RSTn, TX & RX ICs reset, "0": reset, "1" or NC: enabled = not used 4.75kohm pull up in the module
18	PRG_CNTL2	I	LVC MOS w/ PUR	Programmable Control 2 set over MDIO, MSA Default: Hardware Interlock LSB, "00": ≤3W, "01": ≤6W, "10": ≤9W, "11" or NC: ≤12W = not used 4.75kohm pull up in the module
19	PRG_CNTL3	I	LVC MOS w/ PUR	Programmable Control 3 set over MDIO, MSA Default: Hardware Interlock MSB, "00": ≤3W, "01": ≤6W, "10": ≤9W, "11" or NC: ≤12W = not used 4.75kohm pull up in the module
20	PRG_ALRM1	O	LVC MOS	Programmable Alarm 1 set over MDIO, MSA Default: HIPWR_ON, "1": module power up completed, "0": module not high powered up
21	PRG_ALRM2	O	LVC MOS	Programmable Alarm 2 set over MDIO, MSA Default: MOD_READY, "1": Ready, "0": notReady.
22	PRG_ALRM3	O	LVC MOS	Programmable Alarm 3 set over MDIO, MSA Default: MOD_FAULT, fault detected, "1": Fault, "0": No Fault
23	GND			
24	TX_DIS	I	LVC MOS w/ PUR	Transmitter Disable for all lanes, "1" or NC = transmitter disabled, "0" = transmitter enabled
25	RX_LOS	O	LVC MOS	Receiver Loss of Optical Signal, "1": low optical signal, "0": normal condition
26	MOD_LOPWR	I	LVC MOS w/ PUR	Module Low Power Mode. "1" or NC: module in low power (safe) mode, "0": power-on enabled 4.75kohm pull up in the module
27	MOD_ABS	O	GND	Module Absent. "1" or NC: module absent, "0": module present, Pull Up Resistor on Host
28	MOD_RSTn	I	LVC MOS w/ PDR	Module Reset. "0" resets the module, "1" or NC = module enabled, 4.75kohm pull down in the module



29	GLB_ALRMn	O	LVC MOS	Global Alarm. "0": alarm condition in any MDIO Alarm register, "1": no alarm condition, Open Drain, Pull Up Resistor on Host
30	GND			

31	MDC	I	1.2V CMOS	Management Data Clock (electrical specs as per 802.3ae and ba)
32	MDIO	I/O	1.2V CMOS	Management Data I/O bi-directional data (electrical specs as per 802.3ae and ba)
33	PRTADR0	I	1.2V CMOS	MDIO Physical Port address bit 0
34	PRTADR1	I	1.2V CMOS	MDIO Physical Port address bit 1
35	PRTADR2	I	1.2V CMOS	MDIO Physical Port address bit 2
36	VND_IO_C	I/O		Module Vendor I/O C. Do Not Connect!
37	VND_IO_D	I/O		Module Vendor I/O D. Do Not Connect!
38	VND_IO_E	I/O		Module Vendor I/O E. Do Not Connect!
39	3.3V_GND			
40	3.3V_GND			
41	3.3V			3.3V Module Supply Voltage
42	3.3V			
43	3.3V			
44	3.3V			
45	3.3V_GND			
46	3.3V_GND			
47	N.C			No Connect
48	N.C			No Connect
49	GND			
50	(RX_MCLKn)	O	CML	Not Support
51	(RX_MCLKp)	O	CML	Not Support
52	GND			

Table 12 100Gb/s CFP2 Pin Definition(Top raw)

PIN	Name	I/O	Logic	Description
53	GND			
54	N.C			No Connect
55	N.C			No Connect
56	GND			
57	RX0p	O	HS I/O	Lane 0 Receiver Output (Positive)
58	RX0n	O	HS I/O	Lane 0 Receiver Output (Negative)
59	GND			



60	RX1p	O	HS I/O	Lane 1 Receiver Output (Positive)
61	RX1n	O	HS I/O	Lane 1 Receiver Output (Negative)
62	GND			
63	N.C			No Connect
64	N.C			No Connect

65	GND			
66	N.C			No Connect
67	N.C			No Connect
68	GND			
69	RX2p	O	HS I/O	Lane 2 Receiver Output (Positive)
70	RX2n	O	HS I/O	Lane 2 Receiver Output (Negative)
71	GND			
72	RX3p	O	HS I/O	Lane 3 Receiver Output (Positive)
73	RX3n	O	HS I/O	Lane 3 Receiver Output (Negative)
74	GND			
75	N.C			No Connect
76	N.C			No Connect
77	GND			
78	REFCLKp	I		Reference Clock Input (Positive), optional
79	REFCLKn	I		Reference Clock Input (Negative) , optional
80	GND			
81	N.C			No Connect
82	N.C			No Connect
83	GND			
84	TX0p	I	HS I/O	Lane 0 Transmitter Input (Positive)
85	TX0n	I	HS I/O	Lane 0 Transmitter Input (Negative)
86	GND			
87	TX1p	I	HS I/O	Lane 1 Transmitter Input (Positive)
88	TX1n	I	HS I/O	Lane 1 Transmitter Input (Negative)
89	GND			
90	N.C			No Connect
91	N.C			No Connect
92	GND			
93	N.C			No Connect
94	N.C			No Connect
95	GND			
96	TX2p	I	HS I/O	Lane 2 Transmitter Input (Positive)
97	TX2n	I	HS I/O	Lane 2 Transmitter Input (Negative)
98	GND			
99	TX3p	I	HS I/O	Lane 3 Transmitter Input (Positive)
100	TX3n	I	HS I/O	Lane 3 Transmitter Input (Negative)
101	GND			



102	N.C			No Connect
103	N.C			No Connect
104	GND			

100Gb/s CFP2 Mechanical Specifications

100Gb/s CFP2 mechanical dimensions should be compliant with CFP2 MSA specification. Detailed dimensions are shown in Figure 9






Figure 9. 100Gb/s CFP2 Mechanical Dimensions(unit mm)



The mechanical dimensions of the electrical connectors on the CFP2 Host PCB are shown in Figure 10.






Figure 10 Mechanical Dimensions of Electrical Connectors on CFP2 Host PCB(unit mm)

Table 13 CFP2 Mechanical Characteristics

	Max.	Unit	Notes
Weight	210	g	
Flatness	0.12	mm	
Roughness	1.6	Ra	

Table 14 specify Host Connector Assembly Information for 100Gb/s CFP2 application.

Table 14 Host Connector Assembly Information (Yamaichi)

Part Number	Supplier	Part Name
CN121S-104-0001	Yamaichi Electronics	Host Connector
CN121A-104-0003	Yamaichi Electronics	Assembly Component, including Host Connector Cover Assembly

		Cage, Heat Sink, External Bracket Assembly
--	--	--

The CFP2 module support LC optical connector type, The optical connectors are positioned in the CFP2 module as illustrated in Figure 11.




Figure 11 CFP2 Optical Connector Position

Management Interface

威星科技實業有限公司

<http://www.opticalmodulemanufacturers.com>

Topstar CFP2 transceivers supports the MDIO interface specified in IEEE802.3 Clause 45. This 2-wire management data I/O interface is provided for the module status monitoring and control. The management data clock (MDC) provides clocking for the data that is passed on the MDIO port. Three further pins allow for loading of a port address (PORT_ADDR0-2) into the module.




Figure 12 CFP2 MDIO Interface

Note: Capacitor represents stray capacity 600ohm pull-up is preferred
 For more detailed information please refer to " CFP MSA Management Interface Specification Version 2.2 r06".

Ordering Information

Table 15 Order information

Part No.	Application	Data Rate	Transmitter	Receiver	Fiber Type	Connector
TOP-100G-CFP2-LR	100GBase-LR4	103.125Gb/s	4*25G LAN-WDM TOSA	4*25G PIN ROSA	SMF	LC/PC
TOP-100G-CFP2-LR -D	100GBase-LR4 OTU4	103.125Gb/s 111.809Gb/s	4*25G LAN-WDM TOSA	4*25G PIN ROSA	SMF	LC/PC



Topstar Technology Industrial Co., Ltd

**Add: F5, Rongcheng Building, 28 Yayuan Road Wuhe Community,
BanTian Street, Shenzhen, China**

Tel: +86 755 8255 2969 Email:lisa@topsfp.com

Skype: lisalin6565

Whatsapp: +86 13798265065

Wechat: 251081707

Facebook and Linked in: Topstar Technology Industrial Co., Ltd

